public/CS6217-Project

mirror of https://git.roussel.pro/NUS/CS6217-Project.git synced 2026-02-09 05:30:19 +01:00

Go to file

Quentin Roussel 1744e55070 added info about the project

2025-09-20 01:18:24 +08:00

.gitignore

initial commit

2024-12-05 18:39:07 +08:00

example.py

initial commit

2024-12-05 18:39:07 +08:00

main.py

initial commit

2024-12-05 18:39:07 +08:00

postprocessing.py

initial commit

2024-12-05 18:39:07 +08:00

preprocessing.py

initial commit

2024-12-05 18:39:07 +08:00

README.md

added info about the project

2025-09-20 01:18:24 +08:00

report.pdf

added info about the project

2025-09-20 01:18:24 +08:00

requirements.txt

initial commit

2024-12-05 18:39:07 +08:00

README.md

Using Bitvector Program Generators For Digital Circuit Synthesis

This is a small university project for NUS CS6217 Advanced Topics in Porgramming Language class. This tool is based on the same idea as Brahma, but applied to SystemVerilog module generation. You can read the report here