public/CS6217-Project
1
0
Fork 0
mirror of https://git.roussel.pro/NUS/CS6217-Project.git synced 2026-02-09 05:30:19 +01:00
Code Issues Packages Projects Releases Wiki Activity
Files
1744e55070d6c6e8faa422ea159e4a9ee33c7fd0
CS6217-Project/README.md
Quentin Roussel 1744e55070 added info about the project
2025-09-20 01:18:24 +08:00

367 B
Raw Blame History

Using Bitvector Program Generators For Digital Circuit Synthesis

This is a small university project for NUS CS6217 Advanced Topics in Porgramming Language class. This tool is based on the same idea as Brahma, but applied to SystemVerilog module generation. You can read the report here

Reference in New Issue View Git Blame Copy Permalink